Static Timing Analysis and Logic Synthesis
Sharing Session, One Student One Chip(YSYX), Online
More information here, Video here. This sharing will explain the fundamental principles of static timing analysis and mainstream logic synthesis optimization strategies. Practical demonstrations will be conducted using Yosys/ABC tools, enabling participants to understand and master specific methods for improving circuit synthesis performance.